

Figure 1




Figure 2A




Figure 2B




Figure 3A






Figure 3B



10021744-120501

Figure 4A




Figure 4B

10021744-120501




Figure 4C






Figure 5



1002744-120501

Figure 6A






Figure 6B

10621744-120501

Figure 7A




Figure 7B




Figure 7C




Figure 8A: Layout Floor Plan for a Logic Block




Figure 8B: Layout Floor Plan for a 2x2 Logic Block with Associated MLAs





Figure 9 Example of Contiguous Memory
and passgate Array Layout Organization



910: Memory Bits

920: Passgates

901, 902: Addressing Lines X-Y

903, 904: Routing Lines

905: Program controlled passgate between
903 and 904